Abstract -A 17GHz low power radio front-end is presented. Low-power operation is based on minimization of energy/bit, the design metric for lowpower radios. Increasing the data rate while reducing the receiver turn-on time is proposed as a method of improving energy efficiency. Circuit design of prototype receiver and transmitter front ends for a 17GHz ultra low-power radio are presented and discussed. The power gain of the LNA is 12dB with a minimum noise figure of 3.25dB. Conversion gain of the RF chain is 30dB at DC, the measured IIP3 of the Rx chain is -26.3dBm whereas the maximum saturated output power of the PA is about 5dBm. The total, measured power consumption is 17.5mW (@2.5 supply) in the received mode and 16mW (@ 2.5 supply) in the transmit mode.
I. INTRODUCTION
Ambient intelligence provides a vision for the home of the future that incorporates wireless infrastructure to transport a wide range of data types and content around the environment. The diverse requirements of the smart home application can be partially met today with existing wireless standards and systems [1] , while for the others, research at both system and circuit levels is needed to complete the broad portfolio of wireless links [2] , [4] .
This work addresses the design of an ultra lowpower radio front-end for WSN. It is shown that higher data rates and short turn-on times of the radio are required to minimize the energy-per-message.
The robustness of the system, channel availability and the extra constraints of power, cost and size, lead to selection of 17GHz band for operation. In order to reduce power consumption, a BAW resonator is proposed for implementation of the frequency reference. The resulting frequency accuracy problem is handled at the system level in an asymmetric master-slave network.
Moreover, by using the 17GHz unlicensed band (in Europe) together with an ultra low-power radio architecture that does not require a standard PLL, can minimize the consumed energy/bit for longer sensor node lifetime. The 17GHz unlicensed band is chosen due to the considerations of the available 200MHz bandwidth, fewer potential interferers, small antenna size and good indoor propagation properties. These attributes enable relatively high data rate communication (10Mbit/s) thereby lowering the energy/bit to less than 2nJ/bit for a WSN. Circuit design of prototype receiver and transmitter front ends for a 17GHz ultra low-power radio are presented and discussed. The designs are realized in a SiGe, BiCMOS technology (QUBIC4X) with 130GHz f T and 140GHz f max respectively [3] . Measurement results illustrate the practicability and potential benefits of a highly integrated 17GHz low-power radio.
II. RADIO ARCHITECTURE
The 17GHz radio system is designed so that the transceiver does not require a PLL. This reduces the turn-on time. The local oscillator may be derived from a bulk acoustic wave (BAW) device or cavitytype resonator. In this way, a low phase noise reference is achieved. However, the issue of frequency accuracy must be considered and handled at the system level, in an asymmetric master-slave network. BAW resonators below 10GHz will be available in the near future. Therefore, an 8.6GHz BAW resonator with absolute frequency accuracy of ±0.3% is realizable for this application. The proposed transceiver architecture is shown in Fig.1 . This is the slave part of an asymmetrical system employing a master device and ultra low-power nodes. The receiver is based on direct down-conversion architecture. The LO signal is generated by a VCO with a BAW device at approximately 8.6GHz, or onehalf of the RF carrier frequency. Sub-harmonic mixers are employed to produce I/Q baseband signals. OOK and FSK demodulation are supported in the receiver chain and the A/D converter is eliminated. The OOK transmitter is also advantageous as it offers a very low-power implementation. In the IF section, a low pass filter (LPF) and an automatic gain control (AGC) IF amplifier perform channel selection and signal amplification prior to signal demodulation. In this architecture, all of the demodulation functions are performed in the analog domain, thereby eliminating the A/D converter, which reduces power consumption. OOK demodulation is achieved using a square root detector, which compares the square root of the amplitude of I/Q signals with a threshold voltage. A frequency detector is used for FSK demodulation. The transmitter shares the oscillator with the receiver and is turned-on /off by the data to provide an OOK modulation. As the transmitter is switched ON/OFF during data transmission, it may reduce the transmitter power consumption compared to that consumed by an FSK transmitter. In addition, as OOK signals only contain "0" and "1" PA linearity is not important. The problem of absolute frequency accuracy for the different Tx/Rx modulation formats can be solved using a master-slave (asymmetrical) system. The slave transmits first an OOK signal at frequency f RF1 . The master device is located in the same room and locks onto this transmission. It then re-transmits an FSK signal with the required data on a carrier at f RF1 . The ability of the master to continuously listen and search for the slave's transmission in both the time and frequency spaces is enabled by the fact that it can be mains powered and, consequently, has sufficient processing power to execute this search. Similar algorithms have been demonstrated in software-based GPS receivers. A viable link is therefore established. In a way, that requires minimum processing power, in the slave device, synchronized using timers together with the Rx/Tx functions. A TDMA protocol for the slave devices avoids collisions and simultaneous operation. As in a ZigBee system, two slaves could initiate a peer-to-peer data transfer via the master device.
III. RECEIVER CHAIN
The LNA circuit diagram (see Fig.2 ) consists of an inductively degenerated cascode stage (Q 8 and Q 9 ) with a resonant load (L 0 ,C 0 ), a PTAT biasing circuit (Q 3 ...Q 7 ) and a gain control circuit (Q 10 and M 4 ). Inductors L B and L E, together with selection of transistor Q 8, are used to realize minimum noise and impedance matching simultaneously. Gyration of L E and the base resistance of Q 8 set the real part of the input impedance matching to 50Ω within the desired operating frequency range. Cascode transistor Q 9 enhances isolation as required for a direct conversion receiver. For biasing, a current peaker (Q 1 ,Q 2 and R 1 ,R 2 ) generates a supply independent current from VCC, that is mirrored to PMOS transistors M 2 , M 3 . The currents, in a ratio of 1:2, are then forced into transistors Q 3 and Q 4 . The V BE difference between them generates a PTAT current over resistor R3. The same current flows in transistor Q 6 and RF input transistor Q 8 . The value of the PTAT current is set by R 3 and the area ratio of Q 3 and Q 4 (in this case 1:2). Taking into consideration the possible wide dynamic range of the RF input signal, the gain of the LNA must be set in a controllable manner. A simple highgain/low-gain mode of operation is sufficient for the LNA in this application scenario. In the high gain mode, transistor Q 10 is shut-off completely. In the low-gain mode, a transistor parallel to cascode transistor (Q 10 ) diverts a portion of the bias current to reduce the gain of the LNA. The on-off state of Q 10 is controlled by MOS transistor M 4 working as a voltage-controlled resistor, controlled by voltage V CTRL . A peak detector provides the control voltage.
A three-stage polyphase filter is employed to generate quadrature LO signals (see Fig.3 ). There are three poles in the polyphase filter, located at 6.2GHz, 8.6GHz, and 12.0GHz, to reduce in-band amplitude and phase mismatch. The filter is designed for equiripple response in the stopband, and flat amplitude response in the passband. Additional poles improve the bandwidth and tolerance to component variations, at the expense of higher attenuation. A resistive interpolation network then generates the 8-phase LO signals required. When choosing R 3 = (2√2+2) × R 2 = 4.83R 2 the resistive interpolation network achieves equal amplitudes and 45° phase shift between consecutive outputs. The impedance level of the interpolation network is around 1kΩ, which does not substantially load the polyphase filter or the mixer LO ports. In order to compensate the loss in polyphase and interpolation networks, an LO buffer is needed between the LO source and the polyphase filter. The input impedance of the polyphase filter is chosen to be about 200Ω, so that it does not load the LO buffer.
The mixer (from Fig.4 ) operates in sub-harmonic mode with eight clock signals generated by the polyphase filter and interpolation network at one-half of the RF frequency (i.e., f RF /2). A CE stage with inductive degeneration is used to realize a V-to-I converter at the input of the mixer. In order to improve the linearity and the conversion gain, the bias current of CE stage is 1.5mA. The transistor area is chosen for low-noise performance. To reduce the LO drive-voltage, current bleeding is adopted (resistor R x ) in order to keep a 150uA bias current through each transistor in the mixer quads. The linearity of the mixer is further improved by adding a degeneration inductor to the CE stage. The same bias circuit used for the LNA generates the bias current for the CE stage. Fig.5 shows the schematic diagram The emitter area of Q 5 is four times the emitter area of Q 3, further enhancing the current gain. R x and C x are added for low-pass filtering to reduce the loop gain at high frequency and keep the opamp stable over a very wide frequency band. Transistor Q 7 together with R 1 and R 2 form a common-mode control loop, which forces the bias current to track the input bias current. A simplified circuit diagram of the transmitter (Tx) is presented in Fig.6 .
The transmitter requires two anti-phase LO signals at one-half of the RF frequency (8.6GHz) in order to generate a RF carrier at 17.2GHz on the resistor R 1 . The output transistor is biased from a separate bias generator and can work in class-AB or class-C for higher efficiency at low output powers. The resonant load has a capacitive tap for matching to an external antenna. 
IV. MEASUREMENT RESULTS
The Rx and the Tx prototypes are realized in a SiGe BiCMOS technology (see Fig.7 ). The total, measured power consumption is 17.5mW (@2.5 supply) in the received mode and 16mW (@ 2.5 supply) in the transmit mode. The 2-port Sparameters for the LNA were measured from 10GHz to 20GHz and the results are shown in Fig.8 . In the stand-alone LNA, the measured center operating frequency is 15.7GHz (1.56GHz below the desired value of 17.2GHz). In the receiver test chip (i.e., LNA, mixer and IF stage on the same chip) this problem was not encountered, as the CE stage from the mixer is placed closed to the LNA output. The peak S21 of the LNA is about 12dB with a minimum noise figure of 3.25dB at 15.7GHz (Fig.9) , whereas in the RX test chip, the gain of the LNA is 16dB. The conversion gain of the RF chain including the response of the TIA is 30dB at DC. The measured IIP3 of the Rx chain is -26.3dBm using two-tones separated by 22MHz (Fig.10) . The power amplifier was measured and the PA compression characteristic is presented in Fig.11 . The maximum saturated output power is close to 5dBm and the 1-dB compression point is 3dBm. For testing, a NRZ repetitive pattern Fig. 9 . Measured noise figure of the LNA was applied to the OOK input of the PA. The result is the carrier at 17.28GHz and discrete sideband tones separated by 5MHz (see Fig.12 ). We have presented a 17GHz low power radio front-end for smart home applications. Low-power operation is based on minimization of the energy/bit. Increasing the data rate while reducing the receiver turn-on time is proposed for improving energy/bit. The 17GHz frequency band offers good design Fig. 11 . PA compression characteristic opportunities to implement a low power transceiver with data rates up to 10Mbit/s and short turn-on time (several ns). In this way, with power consumption for the whole transceiver of less than 20mW, the energy/bit is reduced to about 2nJ/bit in continuous operation and 2pJ/bit for a duty cycle of 0.1%. A homodyne architecture with LO chosen at onehalf of the RF is used to minimize power consumption. The receiver test chip, including LNA with a sub-harmonic IQ down-converter terminated with a transimpedance amplifier shows correct operation at 17GHz. The OOK power amplifier employs a frequency doubler for generating the RF carrier. Measured results verify the correct operation of the Rx and Tx chains.
